



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/876,290	06/07/2001	Yoshiyuki Yanagisawa	09792909-5046	9540
33448	7590	12/30/2003	EXAMINER	
ROBERT J. DEPKE LEWIS T. STEADMAN HOLLAND & KNIGHT LLC 131 SOUTH DEARBORN 30TH FLOOR CHICAGO, IL 60603			GRAYBILL, DAVID E	
			ART UNIT	PAPER NUMBER
			2827	
DATE MAILED: 12/30/2003				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/876,290

Applicant(s)

YANAGISAWA ET AL.

Examiner

David E Graybill

Art Unit

2827

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 August 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) 8-10 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

Claims 8-10 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the paper filed 8-21-3.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 2 and 3 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claims 2 and 3 the scope of the term "box-shaped" cannot be determined because a box does not have a particular defined shape.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-7 are rejected under 35 U.S.C. 102(b) as being anticipated by Levy (5869353).

At column 4, line 8 to column 8, line 21, Levy teaches the following:

1. A multilayer semiconductor device assembly jig, comprising: a lateral position restriction mechanism for positioning a plurality of stacked

Art Unit: 2827

semiconductor modules 12 on a base member 68 with their respective lateral positions mutually restricted; a height restriction mechanism 80 for restricting an entire height of said semiconductor modules layered on said base member, and an alignment mechanism for providing alignment with reference to a mother substrate 74, and further wherein a plurality of the semiconductor modules are each comprised of a single semiconductor chip 14 secured to a printed wiring board 22 that has electrical connections 26, 60 on a top and bottom surface thereof and wherein a plurality of adjacent printed wiring board members are secured to one another by solder connections between top and bottom surfaces thereof.

2. The multilayer semiconductor device assembly jig according to 1 comprising a box-shaped member 74, 80 which is positioned on said base member and having a storage space for storing said semiconductor modules in a layered state, wherein an inner wall of said storage space constitutes said lateral position restriction mechanism.

3. The multilayer semiconductor device assembly jig according to 2, wherein said alignment mechanism comprises a plurality of positioning pins 70 and positioning holes 76 for receiving the positioning pins which are correspondingly formed in said box-shaped member and said mother substrate.

4. The multilayer semiconductor device assembly jig according to 1, wherein said position restriction mechanism further comprises a plurality of positioning pins 70 secured in said base member and which are used for securing at least three different portions of an outer periphery of said
5. The multilayer semiconductor device assembly jig according to 1, wherein said position restriction mechanism further comprises a plurality of positioning pins secured in said base member and which pierce through positioning holes 36 formed in said semiconductor modules.
6. The multilayer semiconductor device assembly jig according to 5, wherein said positioning pins also pierce through a positioning hole formed on said mother substrate.
7. The multilayer semiconductor device assembly jig according to 1, wherein said height restriction mechanism further comprises: a cover member 74 secured over said semiconductor modules.


Any telephone inquiry of a general nature or relating to the status (MPEP 203.08) of this application or proceeding should be directed to Group 2800 Customer Service whose telephone number is 703-306-3329.

Any telephone inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Graybill at (703) 308-2947, or after about 02/05/04, (571) 272-1930. Regular office hours: Monday through Friday, 8:30 a.m. to 6:00 p.m.
The fax phone number for group 2800 is (703) 872-9306.

Application/Control Number: 09/876,290

Page 5

Art Unit: 2827

A handwritten signature in black ink, appearing to read 'H E Graybill', written in a cursive style.

David E. Graybill
Primary Examiner
Art Unit 2827

D.G.

28-Dec-03